

DESCRIPTION

This is a family of 256-word by 4-bit static RAMs, fabricated with the N-channel silicon-gate MOS process and designed for simple interfacing. These devices operate by a single 5V supply, as does TTL, and are directly TTL-compatible.

FEATURES

Parameter	M5L2101AP, S-2	M5L 2101AP, S	M5L2101AP, S-4
Access time (max)	250ns	350ns	450ns
Cycle time (min)	250ns	350ns	450ns

- Low power dissipation: 150 μ W/bit (typ)
- Single 5V supply voltage
- Data holding at 1.5V supply voltage (optional)
- No clocks or refreshing required
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state, with OR-tie capability
- Simple memory expansion by chip select input
- Separate data inputs and outputs
- Interchangeable with Intel's 2101A series in pin configuration and electrical characteristics

APPLICATION

- Small-capacity memory units


FUNCTION

These devices provide separate data input and output terminals. During a write cycle, when a location is designated by address signals A₀~A₇, and signal R/W goes low, the data of the IN signal at that time is written.

During a read cycle, when a location is designated by address signals A₀~A₇, and R/W goes high, data of the designated address is available at the DO terminal.

When signal CS₁ is high or CS₂ is low, the chip is in the

PIN CONFIGURATION (TOP VIEW)




**Outline 22P1 (M5L 2101AP)
22S1 (M5L 2101AS)**

non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state useful for OR-ties with other output terminals.

When signal OD is high, the output is in the floating state, so that OD is used as an input/output select control signal for common input/output operation.

The memory data can be held at a supply voltage of 1.5V, enabling battery back-up operation during power failure and power-down operation in the standby mode.

BLOCK DIAGRAM



MSL 2101A P, S; P-2, S-2; P-4, S-4**1024-BIT (256-WORD BY 4-BIT) STATIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions			Limits	Unit
V _{CC}	Supply voltage	With respect to GND	-0.3~7		V	
V _I	Input voltage		-0.3~7		V	
V _O	Output voltage		-0.3~7		V	
P _d	Maximum power dissipation	M5L 2101AP M5L 2101AS	T _a = 25°C	700	mW	
				1000	mW	
T _{opr}	Operating free-air ambient temperature range	M5L 2101AP		0~70	°C	
T _{tstg}	Storage temperature range	M5L 2101AS		-40~125	°C	
				-65~150	°C	

RECOMMENDED OPERATING CONDITIONS (T_a = 0~10°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.75	5	5.25	V
V _{IL}	Low-level input voltage	0		0.8	V
V _{IH}	High-level input voltage	2.2		V _{CC}	V

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 5%, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits			Unit
					Min	Typ	Max	
V _{IH}	High-level input voltage				2.2		V _{CC}	V
V _{IL}	Low-level input voltage				0		0.8	V
V _{OH}	High-level output voltage	I _{OH} = -200μA			2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 3.5mA					0.45	V
I _I	Input current	V _I = 0~5.25V					10	μA
I _{OZH}	Off-state high-level output current	V _I (CS ₁) = 2.2V, V _O = 2.4V ~ V _{CC}					10	μA
I _{OZL}	Off-state low-level output current	V _I (CS ₁) = 2.2V, V _O = 0.4V					-10	μA
I _{CC}	Supply current from V _{CC}	V _I = 5.25V (all inputs), output open, T _a = 25°C			30	60	mA	
C _i	Input capacitance, all inputs	V _I = GND, f = 1MHz, 25mVrms			3	5	pF	
C _o	Output capacitance	V _O = GND, f = 1MHz, 25mVrms			8	12	pF	

Note 1 : Current flowing into an IC is positive; out is negative.

SWITCHING CHARACTERISTICS (For Read Cycle) (T_a = 0~70°C, V_{CC} = 5V ± 5%, unless otherwise noted) (Note 2)

Symbol	Parameter	M5L 2101AP, S-2			M5L 2101AP, S			M5L 2101AP, S-4			Unit	
		Limits			Limits			Limits				
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
t _{C(RD)}	Read cycle time	250			350			450			ns	
t _{A(AD)}	Address access time			250			350			450	ns	
t _{A(CS)}	Chip select access time			180			180			180	ns	
t _{A(OD)}	Output disable access time			130			150			150	ns	
t _{pxz}	Output disable time (Note 3)			100			100			100	ns	
t _{dv(AD)}	Data valid time with respect to address	40			40			40			ns	


Note 2 : Test conditions : input pulse V_{IH} = 2.2V, V_{IL} = 0.8V t_r = t_f = 20ns, reference level = 1.5V, load=2TTL, C_L = 100pFNote 3 : t_{pxz} is with respect to CS₁, CS₂, or OD, whichever occurs first.**TIMING REQUIREMENTS (For Write Cycle)** (T_a = 0~70°C, V_{CC} = 5V ± 5%, unless otherwise noted) (Note 2)

Symbol	Parameter	M5L 2101AP, S-2			M5L 2101AP, S			M5L 2101AP, S-4			Unit	
		Limits			Limits			Limits				
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
t _{c(WR)}	Write cycle time	170			220			270			ns	
t _{w(WR)}	Write pulse width	150			200			250			ns	
t _{su(AD)}	Address setup time with respect to write	20			20			20			ns	
t _{wr}	Write recovery time	0			0			0			ns	
t _{su(OD)}	Output disable setup time with respect to data in	20			20			20			ns	
t _{su(DA)}	Data setup time	100			150			170			ns	
t _{th(DA)}	Data hold time	0			0			0			ns	
t _{su(cs)}	Chip select setup time	150			200			250			ns	


1024-BIT (256-WORD BY 4-BIT) STATIC RAM

TIMING DIAGRAMS

Read Cycle



Write Cycle



Note 4 : Hatching indicates the state is unknown

5 . Indicates that during this period the data out is invalid for this definition of t_{dv}(AD) and is in the floating state for this definition of t_{PZ}.

6 . OD may be kept low for the full cycle except during common input/output operation.

POWER-DOWN OPERATION (OPTIONAL) These characteristics are guaranteed only under custom specifications.


Electrical Characteristics ($T_a = 0 \sim 70^\circ C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{CC(PD)}	Power-down supply voltage		1.5			V
V _{I(CS1)}	Power-down chip select input voltage	2.2V ≤ V _{CC(PD)} ≤ V _{CC} 1.5V ≤ V _{CC(PD)} ≤ 2.2V	2.2			V
I _{CC(PD1)}	Power-down supply current from V _{CC}	V _{CC} =1.5V, all inputs=1.5V		15	30	mA
I _{CC(PD2)}	Power-down supply current from V _{CC}	V _{CC} =2.0V, all inputs=2.0V		20	40	mA

Timing Requirements ($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 5\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{su(PD)}	Power-down setup time		0			ns
t _{R(PD)}	Power-down recovery time		t _C (RD)			ns

Timing Diagram



1024-BIT (256-WORD BY 4-BIT) STATIC RAM**TYPICAL CHARACTERISTICS**