# HM4864-2, HM4864-3— HM4864P-2, HM4864P-3

# 65536-word × 1-bit Dynamic Random Access Memory

The HM4864 is a 65,536-words by 1-bit, MOS random access memory circuit fabricated with HITACHI's double-poly N-channel silicon gate process for high performance and high functional density. The HM4864 uses a single transistor dynamic storage cell and dynamic control circuitry to achieve high speed and low power dissipation.

Multiplexed address inputs permit the HM4864 to be packaged in a standard 16 pin DIP on 0.3 inch centers.


This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of +5V with ±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs, on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of this memory system. The HM4864 also incorporates several flexible timing/operating modes.

In addition to the usual read,write, and read-modify-write cycles, the HM4864 is capable of delayed write cycles, page-mode operation and RAS-only refresh.


Proper control of the clock inputs (RAS, CAS, and WE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

### **FEATURES**

- Recognized industry standard 16-pin configuration
- 150ns access time, 270ns cycle time (HM4864-2, HM4864P-2)
- 200ns access time, 335ns cycle time (HM4864-3, HM4864P-3)
- Single power supply of +5V±10% with a built-in V<sub>RR</sub> generator
- Low Power; 330 mW active. 20 mW standby (max)
- The inputs TTL compatible, low capacitance, and protected against static charge
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary
- Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Page-mode capability
- 128 refresh cycle



### **PIN ARRANGEMENT**




(Top View)

A A 7	Address Inputs
CAS	Column Address Strobe
Din	Data In
Dout	Data Out
RAS	Row Address Strobe
WE	Read/Write Input
Vcc	Power (+5V)
Vss	Ground
A A .	Refresh Address Input



# **EFUNCTIONAL BLOCK DIAGRAM**



# **RECOMMENDED** DC OPERATING CONDITIONS $(T_{a}=0 \text{ to } +70^{\circ}\text{C})$

Parameter	Symbol	min	typ	max	Unit	Notes	
S. 1. V.I	Vcc 4	4.5	5.0	5.5	v		
Supply Voltage	Vss	0	0	0	v	1	
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	v	1	
Input Low Voltage	VIL	-1.0		0.8	v	1	

# **DC** ELECTRICAL CHARACTERISTICS ( $T_a=0$ to $+70^{\circ}$ C, $V_{cc}-5V\pm10\%$ , $V_{ss}=0V$ )

Parameter	Symbol	min	max	Unit	Notes
OPERATING CURRENT  Average Power Supply Operating Current (RAS, CAS Cycling; t <sub>RC</sub> = min.)	I <sub>cc1</sub>	_	60	m A	2, 4
STANDBY CURRENT Power Supply Standby Current (RAS - Vin, Dout - High Impedance)	Icc 2	-	3.5	m A	2
REFRESH CURRENT  Average Power Supply Current, Refresh Mode  (RAS Cycling, CAS - Viii; tac - min.)	Iccs	_	45	mА	2, 4
PAGE MODE CURRENT  Average Power Supply Current, Page-mode Operation (RAS - V <sub>1</sub> , CAS Cycling; t <sub>PC</sub> - min.)	Icc.	_	45	m A	2, 4
INPUT LEAKAGE Input Leakage Current, any Input $(V_{**} = 0 \text{ to } +6.5\text{V}, \text{ all other pins not under test} = 0\text{V})$	Iu	-10	10	μΑ	
OUTPUT LEAKAGE Output Leakage Current (Dout is disabled, V., -0 to +5.5V)	ILO	-10	10	μA	3
OUTPUT LEVELS Output High (Logic 1) Voltage (I <sub>out</sub> = -5mA) Output Low (Logic 0) Voltage (I <sub>out</sub> = 4.2mA)	Von Vol	2.4	V <sub>cc</sub> 0.4	V V	

# **NOTES**

- 1. All voltages referenced to  $V_{SS}$ .
- 2. I<sub>CC</sub> depends on output loading condition when the device is selected. I<sub>CC</sub> max. is specified at the output open condition.

ILO consists of leakage current only.
 Current depends on cycle rate: maximum current is measured at the fastest cycle rate.

# ■ AC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	typ	max	Unit	Notes
Input Capacitance (Ao-Ar, Din)	C	_	7	pF	1
Input Capacitance (RAS, CAS, WE)	C 2		10	pF	1
Output Capacitance (Dout)	Cour		7	рF	1, 2

### NOTES

1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable DOLLT.

🕲 HITACHI

190

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS  $^{(1),\,2)}$  $(T_{a}=0 \text{ to } +70^{\circ}\text{C}, V_{cc}=5\text{V}\pm10\%, V_{ss}=0\text{V})$ 

Parameter	Symbol	HM 4864-2/P-2		HM 4864-3/P-3		Unit	Notes
r ar ameter		min	max	min	max	J	Hores
Random Read or Write Cycle Time	t <sub>RC</sub>	270	_	335	_	ns	
Read-Write Cycle Time	t <sub>RWC</sub>	270	_	335		ns	
Page Mode Cycle Time	t <sub>PC</sub>	170	-	225	_	ns	
Access Time from RAS	1 RAC	_	150	_	200	ns	4, 6
Access Time from CAS	t <sub>CAC</sub>	-	100	_	135	ns	5, 6
Output Buffer Turn-off Delay	toff	0	40	0	50	ns	7
Transition Time (Rise and Fall)	t <sub>T</sub>	3	35	3	50	ns	3
RAS Precharge Time	trp	100	_	120	_	ns	
RAS Pulse Width	IRAS	150	10000	200	10000	ns	
RAS Hold Time	trsn	100		135		ns	
CAS Pulse Width	tcas	100		135		ns	
CAS Hold Time	tcsn	150	_	200	_	ns	
RAS to CAS Delay Time	I RCD	20	50	25	65	ns	8
CAS to RAS Precharge Time	tcrp	-20		-20	_	กร	
Row Address Set-up Time	LASE	0	_	0	_	ns	<u> </u>
Row Address Hold Time	I RAH	20		25	_	ns	
Column Address Set-up Time	LASC	-10	-	-10		ns	
Column Address Hold Time	ECAH	45		55		ns	
Column Address Hold Time referenced to RAS	tar	95	-	120	_	ns	
Read Command Set-up Time	lacs	0	_	0	-	ns	
Read Command Hold Time	t nch	0	_	0	-	ns	
Write Command Hold Time	twcn	45	_	55	_	ns	
Write Command Hold Time referenced to RAS	twen	95		120	_	ns	<u> </u>
Write Command Pulse Width	twp	45	_	55		ns	<u> </u>
Write Command to RAS Lead Time	t <sub>RWL</sub>	45		55		ns	<u> </u>
Write Command to CAS Lead Time	town	45		55	_	ns	L
Data-in Set-up Time	los	0	_	0		ns	9
Data-in Hold Time	t <sub>DH</sub>	45	-	55	_	ns	9
Data-in Hold Time referenced to RAS	LDHR	95	_	120	-	ns	
CAS Precharge Time (for Page-mode Cycle Only)	tcr	60	_	80	- I	ns	
Refresh Period	tref	_	2	_	2	m s	L
Write Command Set-up Time	iwcs	-20	<u> </u>	-20		ns	10
CAS to WE Delay	Icwo	60	[	80	_	ns	10
RAS to WE Delay	t mw D	110		145	-	ns	10
RAS Precharge to CAS Hold Time	tarc	0	-	0		ns	

### NOTES

1. AC measurements assume  $t_T = 5$ ns.

2. 8 cycles are required after power-on or prolonged periods (greater than 2ms) of RAS inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.

3.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .

4. Assumes that  $t_{RCD} \leq t_{RCD}$  (max). If  $t_{RCD}$  is greater than the maximum recommended value shown in this table  $t_{RAC}$  exceeds the value shown.

 5. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
 6. Measured with a load circuit equivalent to 2TTL loads and 100 pF.

7.  $t_{OFF}$  (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

8. Operation with the  $t_{RCD}$  (max) limit insures that

 $t_{RAC}$  (max) can be met,  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively be t<sub>CAC</sub>.


9. These parameters are reference to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.

 t<sub>WCS</sub>, t<sub>CWD</sub> and t<sub>RWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{RWD} \ge t_{RWD}$  (min) the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeter-




# **MITIMING WAVEFORMS**


# ●READ CYCLE




# **WRITE CYCLE**




# ●READ-WRITE/READ-MODIFY-WRITE CYCLE




# ●"RAS-ONLY" REFRESH CYCLE



# **◆PAGE MODE READ CYCLE**





# ●PAGE MODE WRITE CYCLE







# **TYPICAL CHARACTERISTICS**




























(1) HITACHI


















**(1)** HITACHI


195












**@HITACHI** 



### **MAPPLICATION INFORMATION**

### **●POWER ON**

An initial pause of 500  $\mu$ s is required after power-up and a minimum of eight (8) initialization cycle, (any combination of cycles containing a RAS clock such as RAS-only refresh) must follow an initial pause.

The  $V_{CC}$  current ( $I_{CC}$ ) requirement of the HM4864 during power on is, however, dependent upon the input levels (RAS,  $\overline{CAS}$ ) and the rise time of  $V_{CC}$ , as shown in Fig. 1.

### **OREAD CYCLE**


A read cycle begins with addresses stable and a negative going transition of  $\overline{RAS}$ . The time delay between the stable address and the start of  $\overline{RAS}$ -on is controlled by parameter  $t_{ASR}$ .

Following the time when  $\overline{RAS}$  reaches its low level, the row address must be held stable long enough to be captured. This controlling parameter is  $t_{RAH}$ . Following this interval, the address can be changed from row address to column address. When the column address is stable,  $\overline{CAS}$  can be turned on. The leading edge of  $\overline{CAS}$  is controlled by parameter  $t_{RCD}$ . The basic limit on the  $\overline{CAS}$  leading edge is that  $\overline{CAS}$  can not start until the column address is stable, and this is controlled by parameter  $t_{ASC}$ . The column address must be held stable long enough to be captured. The controlling parameter is  $t_{CAH}$ . Note that  $t_{RCD}$  (max) is not an operating limit of the HM4864 though its specification is listed on the data sheets. If  $\overline{CAS}$  becomes on later than  $t_{RCD}$  (max), the access time from  $\overline{RAS}$  will be increased by the time which  $t_{RCD}$  exceeds  $t_{RCD}$  (max).

Following the time when  $\overline{\text{CAS}}$  reaches its low level, the data-out pin remains in a high impedance state until a valid data appears. This parameter is  $t_{CAC}$ -access time from  $\overline{\text{CAS}}$ . The access time from  $\overline{\text{RAS}}$ - $t_{RAC}$ —is the time from  $\overline{\text{RAS}}$ -on to valid Dout.

The minimum value of  $t_{RAC}$  is derived as the sum of  $t_{RCD}$  (max) and  $t_{CAC}$ .

The selected output data is held valid internally until  $\overline{\text{CAS}}$  becomes high, and then Dout pin becomes high impedance. This parameter is  $t_{OFF}$ .






Fig.1 Icc vs. Vcc during power up.



### • WRITE CYCLE

A write cycle is performed by bringing  $\overline{WE}$  low before or during  $\overline{CAS}$ -on.

Two different write cycles can be defined as;

Write cycle—Write data are available at the beginning of the  $\overline{CAS}$ -on so that the write operation starts at the beginning. In this mode, Dout and  $\overline{WE}$  signal times are not in any critical path for determining cycle time.

Following the time when  $\overline{WE}$  reaches its low level,  $\overline{WE}$  must be held stable long enough to be captured. This  $\overline{WE}$ -on pulse deration is called  $t_{WP}$ . The time required to capture write data in a latch is called  $t_{DH}$ . This cycle is called an "early write".

Read Write cycle—This cycle starts as a read cycle, but as soon as the device specification is met, a write cycle is initiated.

WE and Din are delayed until after Dout. This cycle is called a "delayed write". A "Read-modify-write" cycle is a variation of this operation. In this mode, Din and WE become critical path signals for determining cycle time.

### CLOCK-OFF TIMING

RAS and CAS must stay on for Dout stabilized to valid data. In the case of CAS, this is controlled by parameter t<sub>CAS</sub> (min).

In the case of  $\overline{RAS}$ , this is controlled by parameter  $t_{CAS}$  (min). Following the end of  $\overline{RAS}$ ,  $\overline{CAS}$  must stay off long enough to precharge internal circuits. The only parameter of concern is  $t_{RP}$ . Normally  $\overline{CAS}$  is not required to be off for minimum time of  $t_{CRP}$ . However, in a page mode memory operation, there is a  $t_{CP}$  (min) specification to control the  $\overline{CAS}$ -off time,

### DATA OUTPUT

Dout is three-state TTL compatible with a fan-out of two standard TTL loads.

When  $\overline{\text{CAS}}$  is high, Dout is in a high impedance state. When  $\overline{\text{CAS}}$  is low, valid data appears after  $t_{CAC}$  at a read cycle, and Dout is not valid as an early-write cycle.

### REFRESH

Refresh of the HM4864 is accomplished by performing a memory cycle at each of the 128 row addresses within each two millisecond time interval. A0 to A6 are refresh address pin compatible with standard 16K RAM (HM4716A, HM4816A). During refresh, either V<sub>IL</sub> or V<sub>IH</sub> is permitted for A7. Any cycle in which RAS signal occurs refreshes the entire selected row. RAS-only refresh results in substantial reduction in operating power. This reduction in power is reflected in the I<sub>CC3</sub> specification.

### PAGE MODE

Page mode operation allows faster successive memory operations at multiple column locations of the same row address with increased speed.

This is done by strobing the row address into the chip and maintaining RAS at a logic low throughout all successive CAS memory cycles in which the row address is latched. As the time normally required for strobing a new row address is eliminated, access and cycle times can be descreaded and the operating power is reduced. These are specifications.