

SHARP SERVICE MANUAL

CODE:00ZMZ800OPT/E

MZ-800SERIES OPTION

FLOPPY DISK DRIVE MZ-1F19

MZ DISK INTERFACE MZ-1E19

RAM FILE

MZ-1R18

OPTION RAM

MZ-1R25

DATA RECORDER

MZ-1T04

CONTENTS

- 1. MZ-1F19
- 2. MZ-1E19
- 3. MZ-1R18

PARTS GUIDE & LIST

(FOR MZ-R25 AND MZ1T04ARE PARTS LIST ONLY)

1. MZ-1F19

1-1. Specification

Outline

The MZ-1F19 is an mini-floppy disk unit designed for use with the MZ-800 Series Personal Computer. The unit should be use with the MZ-1E05 I/F PWB unit.

Specification

Model name : MZ-1F19
Recording capacity : 320K
Tracks : 40 tracks
Sectors : 16 sector
Recording medium : 5-1/4" disk

Power supply : 220V/240V 50/60Hz

Power consumption : 20W

Operating temperature: 10°C to 35°C

Operating humidity : 20% to 80% RH, w/o moisture con-

densation


Physical dimensions : 118 (W) x 331 (D) x 189 (H) mm

Weight : 5.1 Kg


Accessories : Instruction book, drive number

label, power cord.

1-2. System Block Diagram




1-3. Signal Position of Connector (SUB PWB)




(From CPU)

MFD (To FD 54B)

			101119				MFD (10 FD 548)
No	Signal Name	No	Signal Name	No	Signal Name	No	Signal Name
1	SEL 3	2	ÎN USE	1		2	
3	INDEX	4	4	3	,	-4	ÎN USE
5	SEL 0	6		5		6	
7	SEL 1	8		- 7	·	8	INDEX
9	SEL 2	10		9		10	SEL 0
11	MOTOR ON	12	Ġ	11		12	
13	DIRECTION	14	ν ₋	13	· ·	14	
15	STEP	16		15		16	MOTOR ON
17	WR DATA	18		17	Ġ	18	DIRECTION
19	WR GATE	20		19	Ď Ď	20	STEP
21	TRACK 0	22		21		22	WR DATA
23	WR PRO	24	REDY	23		24	WR GATE
25	RD DATA	26	SIDE	25		26	TRACK 0
				-27		28	WR PRO
		•		29		30	RD DATA
				31		32	SIDE
				33	Ţ:	34	REDY



Power Supply Lay Out



2. MZ-1E19

2-1. General

The MZ-1E19 is the MZ disk interfacing board designed for use with the MZ-800.

2-2. Function

As the MZ-1F11 is connected with the MZ-800 series, it drives the MZ disk.

2-3. Connection method

Remove the cassette tape of the MZ-800 and install the MZ-1F11 together with the louver cover. Install the MZ-1E19 in the MZ-800 slot or the MZ-1U06 expansion unit.

Fasten the cable extended form the rear part of the MZ-1F11 with the MZ-1E19.

2-4. Specification

Operating voltage: 5V DC ± 5% IC used: LS00, LS02, LS244

Physical dimensions: 116(W) x 144(D) x 19(H) mm

2-5. Buffer

The following signals go through the SNLS244 buffer. \overline{IORW} , RESET, \overline{RO} , \overline{CE} , S1, S0, ϕ , $\overline{M1}$

2-6. Function

I/O selector:

When the CPU accesses I/O address of the MZ disk, it enables SIO of the MZ-1F11.

I/O port	CE	S1	S2	SIO register
\$F4	0	0	0	Ch A data
\$F5	0	0] 1	Ch B data
\$F6	0	1	0	Ch A CWR
\$F7	0	1	1	Ch B CWR

Table 2-1

CE: MZ-1F11 SIO chip enable

S1: MZ-1F11 SIO control/data select S0: MZ-1F11 SIO B/A channel select

2-7. MZ-1E19 timings

Because the MZ-1E19 is connected to the SIO on the MZ-1F11 board, timings are identical to those of the SIO.

When the CPU sends data on the I/O address port F4H \sim F7H, the chip enable \overline{CE} is turned low level (active) and write or read will be conducted in the following timings.

(1) Read cycle

Shown next is the timings to read Z-80 SIO data or status register. Z-80 CPU input command can be used to read data or status.




Fig. 2-1 Read cycle

(2) Write cycle

Shown next is the timings to write the Z-80 SIO or control word. Z-80 CPU output command can be used to write data or control word.




Fig. 2-2 Write cycle

2-8. Troubleshooting

As I/O address is selected as described in the paragraph discussing function, the MZ-1E19 will be operating normally if resignals in the table above should be on \$F4 \sim \$F7.

Check method

Tools required: MZ-800 Oscilloscope

Procedure

- Start the MZ-800 monitor and enter the sample program (below).
- 2. Start the program and observe waveforms of \overline{CE} , SO and S1 on the oscilloscope (NOTE).
- Repeat the above two steps for each of \$F4 through \$F7 to check if they are as described in the table.

NOTE: Because port is selected by a pulse signal, all CE, S1, and S0 are in a pulse form.

Sample program

B1: LD A, 00H 3E00 LD (F4H), A D3F4 JR B1 18FA

Changing F4 to F4 through F7, you will be able to check all ports.

*M2000

2000 00 3E: Practical example from address 2000


2001 00 00 2002 00 D3 2003 00 F4 2004 00 18 2005 00 FA


Address 2003 is tried to change from F4H to F7H.


Trouble phenomenon and cause (provided that QD is normal)

- QD does not appear in the menu at power on to the MZ-800.
 - Loose connector
 - CE not on
- UNFORMAT error occurs at all times even if the media has been written.
 - Open in the address line of S1 or A1
 - LS244 failure
- MAKE READY OD is displayed even if the media was set.
 - Open in the address line of \$0 or A0
 - Failure in LS244
- Reset not done
 - Failure in LS02 or LS244

2-9. Circuit diagram







Tr. Ram

3. MZ-1R18 (RAM file)

3-1. MZ-1R18 is the 64KB RAM file for use with the MZ-800 which is housed in the I/O slot.

The RAM file is used as an external memory unit. It can be used same as the floppy disk and cassette tape. But, the memory contents will be deleted when power is turned off. It can be used for fast data write and read in the program.

3-2. Specification

RAM	64KB M5K4164P-20 equivalent x 8 Read, write, and address automatic increment functions
	Housed in the MZ-800 1/O slot 1/O address EA, EB fixed EA Data EB Address

3-3. Installation method (subject to change without notice)
Observe the following method to install the RAM file.
Remove three screws in the rear part of the MZ-800 which are not on the data recorder side, and remove the cabinet from the MZ-800. As the connector comes unfastened as in Fig. 3, it should be fastened again.





Fig. 1

Place the cabinet upside down and engage the RAM file to the connector in a manner as illustrated. The latch at the rear of the RAM file should be engaged perfectly.



As connectors at (1) and (2) come disengaged when the cabinet is removed, they should be fastened again as before. When the RAM file has been complete to install, replace the cabinet back on its position.



Fig. 3

3-4. Use (software)

With the MZ-800 BASIC, it supports commands such as INIT, LOADALL, SAVEALL. For more details, refer to the MZ-800 BASIC Programming Manuel.

3-5. Use by the machine language

Address assigned to the MZ-1R18 I/O address EBH Data write to MZ-1R18 I/O address EAH

1) Write sequence




Fig. 4

[Example-1] Data "\$41" is written in the RAM file address \$D3C5.

LD A, C5H lo	ess	3E	C5	
LD C, EBH I	Addr	06	D3	
	OUT (EB), A is not permitted		0E	EB
LA A, 41H OUT (EAH), A	Data output		ED	49
			3E	41
			D3	FΔ

Use the indirect OUT command for address assignment,

2) Read sequence




Fig. 5

[Example-2] Date in the RAM file address \$CD01 are read and transferred to the register A.

LD A, 01H . . . low order address of the RAM file LD B, CDH . . . high order address of the RAM file LD C, EBH . . . I/O address

OUT (C), A IN A, (EAH) 3E 01 06 CD 0E EB ED 49 DB EA

3-6. Block diagram




Fig. 6

3-6-1. I/O address decoder

The I/O address decoder determines the I/O address of this card and it had been set to 0EAH and 0EBH (\$EA, \$EB) for the MZ-1R18.

3-6-2. DRAM

It comprises the 64KB memory capacity by using 8 chips of 64KB x 1 RAM. As the RAM has the refresh line, attention must be paid when replacing it.

3-6-3. Timing controller

Generates the signal required for DRAM read and write.

RAS ... DRAM row address strobe

CAS ... DRAM column address strobe

SEL ... Row address and column address multiplexing signal

WE ... DRAM write enable

RFSH.... DRAM refresh signal. Refresh is carried out in synchronization with IMERW of the CPU.

OAD . . . DRAM address is set in the address counter.

COUNT ... Issued each time data are written or read to/from the DRAM which is used to increment the

address counter.

3-6-4. 16-bit address counter

reset enabled 16 bits long counter from which the DRAM iddress is generated. It is used for the automatic increment unction.

3-6-5. 2-to-1 data selector

Output from the 16-bit address counter is multiplexed to create the DRAM row and column addresses.

3-7. Timings

3-7-1. RAM file address address assignment




Fig. 7

Explanation) A 16-bit initial address is set in the 16-bit address counter.

- I/O address \$EA (OEAH) of the address counter is output to the CPU address bus A7 - A0. (A)
- Next, IOROB, WRB from the CPU, turned low, which causes LOAD to go low. (L)
- o At this point, high order 8 bits of the data to be set in the counter are output to A15B ~ A8B and low order 8 bits of the data to be set in the counter are output from the CPU to D7B \sim D0B. (A), (D)
- When LOAD goes low, A15B ~A8B and D7B~D0B from the CPU are set in the counter. (P)




Fig. 8

Explanation)

- (1) When data are output on the DRAM data input port \$EB (OEBH), it makes ORQB and WRB turned low.
- (2) This makes DRAM RAS forced low level. At a falling edge of RAM, low order 8 bits in the address counter are read as the DRAM row address. (E1)
- (3) Next, RAS is sampled at a rising edge of RAS to create SEL. (E4)
 - SEL signal is connected to select line of the 2-to-1 data selector. When SEL is low, the DRAM row address (high order 8 bits of the address counter) is given.
- (4) CAS is created by sampling SEL signal at a falling edge of TW. (E3)
 - DRAM reads high order 8 bits in the address counter as the DRAM custom address at a falling edge of $\overline{\text{CAS}}$. Because DRAM $\overline{\text{WE}}$ is in a low level at this stage (L1),it results in early write (see NOTE), data in D7B \sim D0B are written in the RAM.
- (5) When IORQ or WR changes from low to high level, it forces RAS, CAS, and SEL high level, so as to terminate RAM accessing.

The address counter is counted up at a low to high transition of RAS. (E2)

(6) RFSH goes low in synchronization with MREQ and refreshes the DRAM. (L2)

NOTE: Early write

For the DRAM write cycle, there are late write cycle during which WE is set low after making CAS turned low and the early write cycle during which WE is forced low and CAS is forced low.

Major difference of these two is that the data in the assigned address are output to the output pin in the late write cycle and that output pin is kept in high impedance in the early write cycle.

When the output pin is in high impedance, bus can be shared common by connecting input pin with output pin.




Fig. 9

3-7-3. Read from the DRAM




Fig. 10


Explanation)


- (1) When an input command is executed to the DRAM data I/O port \$EB (0EBH), it makes IORQB and RDB turned low level.
- (2) This makes the DRAM RAS forced low. At this falling edge, low order 8 bits in the address counter are read as the DRAM row address. (E1)
- (3) SEL signal is used to multiplex the address counter 16 bits into two parts of eight bits each. (L3) (A2)
 This signal can be obtained by sampling RAS at a rising edge of TW. (E4)
- (4) CAS is obtained by sampling SEL signal at a falling edge of TW. High order 8 bits in the address counter that multiplexed

by a falling edge of CAS are read by the DRAM as a column adress. (E3)

- (5) After a certain time (access time) from a falling edge of CAS, valid data, D7B~D0B, are sent from the DRAM. (D1)
- (6) The CPU read the data on the data bus at a falling edge of T3. (D1).
- (7) When IOROB or RDB changes from low to high level, it forces RAS, CAS, and SEL high and the DRAM accessing terminates.
- (8) At a low to high transition of RAS, the address counter is counter up. (E2)

3-8. Circuit Diagram





SHARP NIO47AC COMP-SIDE

MZ1F19 Exteriors

NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
	DUNTK 1 4 3 8 A C Z Z	BE	N	E	Sub PWB unit
2	DUNTK1439ACZZ	AK		E	LED PWB unit
37	GFTAR1014ACZZ	A C		O	Lid for connector
1	LANGK1012-ACZZ	AK		D	Angle for PWB
5	LHLDW2008SCZZ	A B		D	Mini clump S-5 (S-5)
6	PSPAX1005ACZZ	AF		С	Spacer for PWB
7	DUNT-1451ACZZ	* *	N	Ε	Drive unit
8	GFTAF1002ACZZ	ΑE		D	Cover (Single drive type)
9	GCABC1010ACZZ	AQ		٥	Front panel
10	CCAB-1009ACZZ	BO		С	Cabinet unit (rear)
	LCHSM1019ACZZ	AW	N	Ĉ_	Chassis
12	HBDGB3002GES/	AE		D	SHARP Badge
	GLEGPOOIOUCZZ	AB		O,	Rubber foot
14	GFTAS1013ACZZ	AF		٥	Lid
15	XBPSD30P08KS0	AA		C	Screw (3×8KS)
	XBPSD30P18KS0	AA		C	Screw
17	XBPSD40P06K00	AA		B	Screw (4×6K)
18	XUPSD30P06000	AA		С	Screw (3×6)
19	XBPSD30P06KS0	AA		С	Screw (3×6KS)
20	XBSSD30P06000	A A		В	Screw (3×6)
21	XBPSD30P06K00	AA		С	Screw (3×6K)
22	XBBSC30P06000	AA		С	Screw (3×6)
23	XWHNZ30-05080	AA		С	Washer (3ø)
24	XBTSC30P06000	AA		C	Screw (3×6)
	LBNDJ0004UCZZ	· A A		С	Bini-tye (for Ring core)
26	DUNT-1440ACZZ	BR		Ε	Power supply unit
	:				
		_:			


2 MZ1F19 Electronic parts

NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
	QACCE3620QCZZ	AL		C	AC cord
	QCNCM1015ACZZ	AC		В	Connector (2pin)
	QCNCM1058AC08	AB		С	Connector
	QCNCW1057ACZZ	AB		C	Connector
	QCNW-1113ACZZ	ÂW		С	FD connector cable
	QCNW-1114ACZZ	A C		С	2p LED hurness
	VHPGL9PG2//-1	AC		В	LED (GL9PG2)
8	VRD-ST2EY121J	AA		C	Resistor (1/4W 120Ω ±5%)

3 MZ1F19 Packing & Others

الكا	MITTI TO L OCKING	G O	11013		
NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
	SPAKA1009ACZZ	AB		D	Cord sleeve ·
2	SPAKA1114ACZZ	AV		D	Packing cushion
3	SPAKC1607ACZZ	AR	N	D	Packing case
	SSAKA0006UCZZ	AA		D	Vinyl bag (50×60mm)
	SSAKHOO15HCZZ	AA		D	Vinyl bag (180×280mm)
	SSAKH4001KCZZ	AC		D	Vinyl bag (500×500mm)
	TCAUSIOOIACZZ	AB		D	Caution label
- 8	TINSE1286ACZZ	AR	N	D	Instruction book "
9	TLABZ1025ACZZ	AB		٥	Drive No. label
				[
				l	
E					
		Γ			
		I			
	I				
[1			1	
			Ι		
				1	
		1			

1 MZ1F19 Exteriors




4 Power	supply	unit
---------	--------	------

4 Power supply uni	τ.				
NO. PARTS CODE	PRICE	NEW	PART	DESCRIPTION	
	RANK	MARK	RANK		
1 0 C·F 6 8 - 5 3 3 6 A // 2 0 C F 6 8 - 5 3 3 7 A //	AM	N	č	Case (Main)	
3 0 C F 6 8 - 5 3 3 8 A //	AS	N	č	Panel	
4 0 CF 6 8 - 5 2 6 0 A / /	A D	N	C	Bushing (OCB-375)	
5 0 C F 6 8 - 3 5 8 4 A / /	AH	N	С	AC inlet (CM-6)	
6 OCF 68-4551A//	AP	N	В	Switch (T8220(SB))	[SW1]
7 OCF68-3367A//	ΑE	N	С	Terminal ass'y (LX - BZ3125CEFN)	
8 OCF 68-0050H//	A_A	N	<u> </u>	Screw (M3×5)	
9 0 C F 6 8 - 5 8 0 0 C /	AA	N N	Š	Screw (M3×6)	(CN1)
10 0 C F 6 8 - 3 5 8 2 A //	AF	N N	- C	Connector ass'y (4P) Connector ass'y (2P)	(CN1) (CN2)
101 0 C F 6 8 - 1 1 2 2 A	BA	N	8	Power transformer	[T1]
102 0 C F 6 8 - 1 3 9 5 A //	AF	N	- č	Choke coil	(L2,3)
103 0 C F 6 8 - 1 3 8 0 i //	AH	N	č	Coil (SF-T10-40)	(L1)
104 0 C F 6 8 - 0 0 2 8 A //	AA	N	C	Fuse holder	
105 0 C F 6 8 - 3 3 6 8 A //	A D	N	С	Tab for PWB (61024-1)	
106 0 C F 6 8 - 5 3 3 9 B //	AA	N	С	Band (08432)	
107 0 C F 6 8 - 4 9 2 6 G//	AC	N	<u></u>	Resistor (ERG-2ANJ221)	(R2)
108 0 C F 6 8 - 3 2 6 4 A //	AE	N	В	Resistor (EVN – 38CA00B23)	[VR1,2]
109 0 C F 6 8 - 0 3 5 3 A	AC	. N	<u>c</u>	Wire (Manganese)	[R5]
110 0 C F 6 8 - 2 6 5 0 N //	AC	N N	Ç	Capacitor (10ELM1000S)	$ \frac{[C?]}{[C]}$
111 0 C F 6 8 - 2 6 5 0 T // 112 0 C F 6 8 - 2 6 5 0 X //	AF	N N	C C	Capacitor (16ELM100S) Capacitor (16ELM1000S)	(C6)
113 0 C F 6 8 - 2 6 5 1 T//	ÂL	N N	č	Capacitor (35ELM2200S)	(C1)
114 0 C F 6 8 - 2 6 5 1 V//	AB	N N	č	Capacitor (50ELM1S)	(C9)
115 0 C F 6 8 - 2 7 5 5 M//	AB	N	č	Capacitor (FCQ-M1H103KV)	(C4)
116 0 C F 6 8 - 2 9 1 8 Y //	AC	N	Č	Capacitor (ECQ-V1H104JZ)	[C3,5]
117 VRD-ST2EY561J	AA		Ċ	Carbon resistor (1/4W 560Ω ±5%)	(R18)
118 VRD-ST2EY102J	AA		С	Resistor (1/4W 1KΩ ±5%)	[R16,17,22]
119 V R D - S T 2 E Y 2 0 2 J	AA		С	Resistor (1/4W 2K\O \pm 5%)	[R13,15]
120 V R D - S T 2 E Y 2 7 2 J	AA		С	Resistor (1/4W 2.7KΩ ±5%)	[R7]
121 VRD-ST2EY103J	A_A	ļ	<u> </u>	Resistor (1/4W 10KΩ ±5%)	[R6,11]
122 VRD-ST2EY223J		<u> </u>	Č	Resistor (1/4W 22KΩ ±5%)	[R4,21]
123 VRD-ST2EY221J 124 VRD-ST2EY472J	AA		C	Resistor (1/4W 220Ω ±5%)	[R3] [R9,10]
125 V R D - S T 2 E Y 1 0 4 J	- 22	 	- 6 -	Resistor (1/4W 4.7KΩ ±5%) Resistor (1/4W 100KΩ ±5%)	(R12)
126 VRD-ST2HY100J	AB	 	č	Resistor (1/4W 10Ω ±5%)	[R20]
127 VRD-ST2EY224J	AA	1.	Č	Resistor (220KQ)(1/4W)	(R14)
128 VRD-ST2EY681 J	AA	<u> </u>	С	Resistor (R1/4PT681J)	[R23]
129 0 C F 6 8 - 2 0 0 2 B //	AB	N	В	Transistor (2SA1015Y)	(TR3)
130 0 C F 6 8 - 2 0 0 4 C //	AK	N	В	Transistor (2SA1244Y)	[TR1]
131 0 C F 6 8 - 2 0 0 4 B //	AM	N	В	Transistor (2SC3074Y)	[TR2]
132 0 C F 6 8 - 2 2 1 5 A //	AK	N	В	Diode (2B4B41 - LC2)	(REC1)
133 OCF 68-0036H//	AE	N.	В	Diode (FRA81 – 004)	[D3]
134 0 C F 6 8 - 2 3 0 3 J //	AH	N	B	Diode (ERB84 - 009) - Diode (DS1588L1)	[D1]
135 VHDDS 1 5 8 8 L 2 - 1 136 0 C F 6 8 - 1 9 0 1 A	AB	N	В	IC (MB3759)	[D2] [IC1]
137 OCF 68-1929A//	AH	N	В	IC (UPC393C)	(IC2)
138 VRD-ST2EY470J	AA	 '' -	c	Resistor (47ΩJ 0.25W)	(R1)
139 VRD-ST2EY101,J	AA		Č	Resistor (1/4W 100Ω ±5%)	[R19]
140 VRD-ST2EY271J	AA		С	Resistor (1/4W 270Ω ±5%)	(R8)
141 0 C F 6 8 - 2 7 6 0 D //		N	С	Capacitor (CFD22B104M)	[C8]
142 0 C F 6 8 - 4 5 6 2 H	AF	N	_ A	Fuse (EQ315mA)	
	 		<u> </u>		·~
 	+				· · · · · · · · · · · · · · · · · · ·
	 	 	 		· · · · · · · · · · · · · · · · · · ·
 	1	 	 		
	1	1	† · · · ·		
	1				
		L_			
F	 	ļ	 		
		 	 		
	+	 	 		
 	+	 	 		• • • • • • • • • • • • • • • • • • • •
		 	 		
	 	†	 		
		T	I		
			L		
		ļ	ļ		
	. !	ļ	<u> </u>		
	-	 	ļ		
	-i	 	 		
	- 	 	 		
				1	

MZ1R25

4 Power supply unit



5.	MZ1	E19	Electronic	parts
----	-----	-----	------------	-------

PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
VH i M 7 4 L S 0 0 /- 1	ΑE		В	IC (M74LS00)
VH M74LS02/-1	ΑE		В	IC (M74LS02)
VH i M 7 4 L S 2 4 4 - 1	AM		A	IC (M74LS244P)
VCEAAU1AW107Q	A B		C	Capacitor (10V 100µF 6.5¢×10)
VCTYPU1NX104M	AB		A	Capacitor (12WV 0.10µF)
	V H i M 7 4 L S 0 0 / - 1 V H i M 7 4 L S 0 2 / - 1 V H i M 7 4 L S 2 4 4 - 1 V C E A A U I A W 1 0 7 Q	VH i M 7 4 L S 0 0 / - 1 A E VH i M 7 4 L S 0 2 / - 1 A E VH i M 7 4 L S 2 2 4 4 - 1 A M V C E A A U I A W 1 0 7 Q A B	VH i M 7 4 L S 0 0 / - 1 A E VH i M 7 4 L S 0 2 / - 1 A E VH i M 7 4 L S 2 2 4 - 1 A M VC E A A U 1 A W 1 0 7 Q A B	PARTS CUDE RANK MARK RANK VH i M 7 4 L S 0 0 / - 1 A E B VH i M 7 4 L S 0 2 / - 1 A E B VH i M 7 4 L S 2 4 4 - 1 A M A VC E A A U 1 A W 1 0 7 Q A B C

6 MZ1E19 Connector & Hardware

NO.	PARTS CODE		NEW MARK	PART RANK	DESCRIPTION
	GFTAT1027ACZZ	AC	N	C	Lid
2	LANGT1076ACZZ	AF		C	Connector fixing angle
	PSPAF1010ACZZ	AB		С	Spacer
	PZETV1011ACZZ	AC	N	С	Sheet
5	QCNCM1051ACZZ	AK		С	Connector
6	XBPSD30P06KS0	AA		C	Screw (3×6KS)
7	XUPSD30P08000	AA		С	Screw (3×8)
		\mathbf{I}			

7 MZ1E19 Packing & Others

NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
1	RMEMR1028AC89	BB		D	Master disk
2	RMEMR 1 0 2 8 A C 9 0	88		0	Utility
3	SPAKA1634ACZZ	AH	N	· D	Packing cushion
	SPAKC1587ACZZ	AK	N	D	Packing case
	SSAKAOOO6UCZZ	AA		٥	Vinyl bag (50×60mm)
	SSAKA0302CCZZ	AA		D	Poly Bag(I/F unit) (160×200mm)
	SSAKB0002YDE0	AA		0	Poly Bag(Media)
	TINSE1225ACZZ	AQ	N	٥	Instruction book
	TINSE1226ACZZ	AS	N	D	Instruction book
	TLABE1112ACZZ	A C	N	D	Master label
	TLABELLLZACZZ	A C	N	0	Utility label
	TLABM1107ACZZ	AB		D	Model badge
13	TSELF1002ACZZ	AA		D	Labei

8 MZ1R18 Electronic parts

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	· DESCRIPTION
	VH i M 7 4 L S 0 0 /- 1	AE		В	IC (M74LS00)
	VH I M 7 4 L S 0 4 /- 1	ΑE		В	IC (M74LS04)
	VH SN 7 4 L S 1 9 3 N	AR		В	IC (SN74LS193N)
	VH I M 7 4 L S 2 5 7 - 1	AQ		В	IC (M74LS257P)
- 5	VH i M 7 4 L S 3 0 / 1	ΑE		8	IC (M74LS30P)
6	VH i M 7 4 L S 3 6 7 - 1	AHV		В	IC (M74LS367P)
- 7	VH i M 7 4 L S 4 2 /- 1	AF		В	IC (M74LS42)
· 8	VH 1 M 7 4 L S 7 4 /- 1	AG		A	IC (M74LS74P)
119	VH 1 4 1 6 4 P 1 5 0 M	AX		8	IC .
10.	VCTYPU1NX104M	AB		A	Capacitor (12WV 0.10µF)
11	VCEAAUIAW107Q	AB		С	Capacitor (10V 100µF 6.5¢×10)
		- 7			
		1	1		

9 MZ1R18 Packing & Others

NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
	SPAKA1384ACZZ	AH		D	Packing cushion
	SPAKC1581ACZZ	AM	N		Packing case
	SSAKH1020CCN1	AA		D	Vinyl bag (120×260mm)
	TINSE1223ACZZ	AK	N	0	Instruction book
	TSELF1002ACZZ	AA		D	Label
6	PZETV1006ACZZ	A C		D	Insulation sheet
		<u> </u>			
	· · · · · · · · · · · · · · · · · · ·		<u> </u>		
ļ		ļ			
		1			

10 MZ-1R25

NO.		PRICE	NEW	DADT	
110.	PARTS CODE	RANK	MARK	PARI	DESCRIPTION Packing case Vinyl bag (80×120m)
	SPAKC1626ACZZ SSAKH3012CCZZ TiNSM1287ACZZ TSELF1003ACZZ VHIMB81416-12	AH	N	0	Packing case
- ;	SSAKH3012CCZZ	AA		Ď	Vinyl hag (80 x 120m)
- 1	TINSM1287AC77	AH	N	D	Instruction book
- 1	TSELETOOJACZZ	ÂA	- '`-	Ď	Label
- 31	VH I MB 8 1 4 1 6 - 1 2	AZ		В	IC (MB81416-12)
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
-+					
\neg					
				 	
		ļ			
		<u> </u>			
			`		
		· · · · · ·			
$\overline{}$	*				
	···		-		
					
					
					
		 			
		 			
		ļ			
	· · · · · · · · · · · · · · · · · · ·				
	:				
			T.,		
		T .			
			 		
	,				
		l	t		
	······································				
			<u> </u>		
			 		
			 	—— ——————————————————————————————————	
\neg			 	<u> </u>	
			 	 	· · · · · · · · · · · · · · · · · · ·
			 	<u>. </u>	
		 	 		
		 	 	 	
		 	 	 	
		 	-	 	
		 			
		 	ļ	ļ	•
		<u> </u>		 	
		 	 		
]		 	<u> </u>		
		L	L	ļ	
			L		
				1	
			1	$\overline{}$	
			l	 	
		\vdash	 	 	
		 	 	 	
	İ		 	 	
			 	 	

SHARP

11-1AY02FA 46790-105 S/MMZ8000PT/E 112 - 050385/106002000

SHARP CORPORATION
Industrial Instruments Group
Quality & Reliability Control Center
Yamatokoriyama, Nara 639—11, Japan &
November 1984 Printed in Japan